Sinha, UN and Sreenivasan, CR and Chandrashekhar, RS and Shireesh, BJ (1994) Characterization of RAM Access in Flosolver Mk3. Technical Report. National Aerospace Laboratories, Bangalore, India.
![[img]](https://nal-ir.nal.res.in/style/images/fileicons/application_pdf.png) |
PDF
tr_pd_fs_9406_R86151_txt1.pdf Restricted to Repository staff only Download (513kB) |
![[img]](https://nal-ir.nal.res.in/style/images/fileicons/other.png) |
Indexer Terms (Generate index codes conversion from application/pdf to indexcodes)
indexcodes.txt Restricted to Repository staff only Download (700B) |
Abstract
Modern RISC processors are capable of performing calculations at a very fast rate. For example, if data is available in the registers of an i860(RISC) processor, it can perform 40 million single precision additions and 40 million single precision multiplications per second. In practice, this rate is not realized as data have to be brought from RAM into the registers for processing. This takes considerable amount of time and is one of the key factors in creating the gap between peak and sustained MFLOPS ratings. Therefore experiments were designed to characterize the various types of RAM accesses on Flosolver Mk3.13;
| Item Type: | Monograph (Technical Report) |
|---|---|
| Uncontrolled Keywords: | Access time;RAM;Cache;Pipeline |
| Subjects: | MATHEMATICAL AND COMPUTER SCIENCES > Computer Operations and Hardware |
| Depositing User: | Mr. Ravikumar R |
| Date Deposited: | 10 Jul 2006 |
| Last Modified: | 24 May 2010 04:12 |
| URI: | http://nal-ir.nal.res.in/id/eprint/1604 |
Actions (login required)
 |
View Item |
