Floating point arithmetic routines for single channel microprocessor based vibration test system

Prakash, Shashikala and Balasubramaniam, R and Shankar, V (1986) Floating point arithmetic routines for single channel microprocessor based vibration test system. Technical Report. National Aeronautical Laboratory, Bangalore, India.

[img] PDF
tr_pd_st_8618_R85753.pdf
Restricted to Repository staff only

Download (2MB)

Abstract

The architecture of the microprocessors such as 8085/Z-8O are designed to handle integer arithmetic and do not have 13; facilities to handle real numbers. In the present application the software development for the 8085/Z-80 based vibration test and analysis system calls for extensive real number representation. With this in view as well as to achieve higher dynamic range (for better resolution of the vibratory signal) development of floating point arithmetic routines almost become mandatory. This document explains in detail different floating point arithmetic routines developed for a 8085/Z-80 processor.

Item Type: Monograph (Technical Report)
Uncontrolled Keywords: Floating point;Vibration;8085/Z-80
Subjects: MATHEMATICAL AND COMPUTER SCIENCES > Mathematical and Computer Scienes(General)
Depositing User: Users 64 not found.
Date Deposited: 31 Aug 2006
Last Modified: 24 May 2010 04:18
URI: http://nal-ir.nal.res.in/id/eprint/2417

Actions (login required)

View Item View Item